


Vishay Siliconix


Power MOSFET

PRODUCT SUMMARY					
V _{DS} (V)	10	100			
R _{DS(on)} (Ω)	$V_{GS} = 10 V$	0.54			
Q _g (Max.) (nC)	8	8.3			
Q _{gs} (nC)	2.	.3			
Q _{gd} (nC)	3.	3.8			
Configuration	Sin	Single			

S

TO-220 FULLPAK





FEATURES

- Isolated Package
- High Voltage Isolation = 2.5 kV_{RMS} (t = 60 s; f = 60 Hz)



RoHS

COMPLIANT

- Sink to Lead Creepage Distance = 4.8 mm
- 175 °C Operating Temperature
- Dynamic dV/dt Rating
- Low Thermal Resistance
- Lead (Pb)-free Available

DESCRIPTION

Third Generation Power MOSFETs from Vishay provides the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost effectiveness.

The TO-220 FULLPAK eliminates the need for additional insulating hardware in commercial-industrial applications. The moulding compound used provides a high isolation capability and a low thermal resistance between the tab and external heatsink. This isolation is equivalent to using a 100 micron mica barrier with standard TO-220 product. The FULLPAK is mounted to a heatsink using a single clip or by a single screw fixing.

ORDERING INFORMATION	
Package	TO-220 FULLPAK
Lead (Pb)-free	IRFI510GPbF
Lead (FD)-liee	SiHFI510G-E3
SnPb	IRFI510G
	SiHFI510G

ABSOLUTE MAXIMUM RATINGS $T_C = 25 \text{ °C}$, unless otherwise noted							
PARAMETER		SYMBOL	LIMIT	UNIT			
Gate-Source Voltage		V _{GS}	± 20	V			
Continuous Drain Current	V_{GS} at 10 V $\frac{T_{C} = 25 \degree C}{T_{C} = 100 \degree C}$	I _D	4.5				
	$T_{\rm C} = 100 ^{\circ}{\rm C}$		3.2	А			
Pulsed Drain Current ^a	I _{DM}	18					
Linear Derating Factor			0.18	W/°C			
Single Pulse Avalanche Energy ^b		E _{AS}	60	mJ			
Repetitive Avalanche Current ^a		I _{AR}	4.5	А			
Repetitive Avalanche Energy ^a		E _{AR}	2.7	mJ			
Maximum Power Dissipation	mum Power Dissipation $T_{C} = 25 \ ^{\circ}C$		27	W			
Peak Diode Recovery dV/dt ^c		dV/dt	4.5	V/ns			
Operating Junction and Storage Temperature Range		T _J , T _{stg}	- 55 to + 175	°C			
Soldering Recommendations (Peak Temperature)	for 10 s		300 ^d	C			
Mounting Torque	6-32 or M3 screw		10	lbf ⋅ in			
	0-32 OF MI3 SCIEW		1.1	N · m			

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).

b. $V_{DD} = 25 \text{ V}$, starting $T_J = 25 \text{ °C}$, L = 4.4 mH, $R_G = 25 \Omega$, $I_{AS} = 4.5 \text{ A}$ (see fig. 12).

c. $I_{SD} \leq 5.6$ A, $dI/dt \leq 75$ A/µs, $V_{DD} \leq V_{DS}, \, T_J \leq 175 \ ^{\circ}C.$

d. 1.6 mm from case.

* Pb containing terminations are not RoHS compliant, exemptions may apply

IRFI510G, SiHFI510G

Vishay Siliconix



PARAMETER	SYMBOL	TYP.		MAX.		UNIT		
Maximum Junction-to-Ambient	R _{thJA}	-		65				
Maximum Junction-to-Case (Drain)	R _{thJC}	-		5.5		°C/W		
$\label{eq:specifications} \textbf{SPECIFICATIONS} \textbf{T}_J = 25 \ ^\circ \textbf{C},$	unless other	rwise noted						
PARAMETER	SYMBOL	TEST	CONDITI	ONS	MIN.	TYP.	MAX.	UNI
Static								
Drain-Source Breakdown Voltage	V _{DS}	$V_{GS} = 0$) V, I _D = 2	250 μΑ	100	-	-	v
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$	Reference	to 25 °C,	$I_D = 1 \text{ mA}$	-	0.63	-	V/°C
Gate-Source Threshold Voltage	V _{GS(th)}	$V_{DS} = V$	/ _{GS} , I _D = 2	250 μΑ	2.0	-	4.0	v
Gate-Source Leakage	I _{GSS}		$V_{GS} = \pm 20$		-	-	± 100	nA
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 100 V, V _{GS} = 0 V		-	-	25	μA	
	055	V _{DS} = 80 V, V	, $V_{GS} = 0 \text{ V}, \text{ T}_{J} = 150 ^{\circ}\text{C}$		-	-	250	μΑ
Drain-Source On-State Resistance	R _{DS(on)}	V _{GS} = 10 V	I	_D = 2.7 A ^b	-	-	0.54	Ω
Forward Transconductance	9 _{fs}	$V_{DS} = 5$	50 V, I _D =	2.7 A ^b	1.2	-	-	S
Dynamic								_
Input Capacitance	C _{iss}	V _{GS} = 0 V		-	180	-		
Output Capacitance	C _{oss}	V	V _{DS} = 25 V		-	81	-	~
Reverse Transfer Capacitance	C _{rss}	f = 1.0 MHz, see fig. 5		-	15	-	pF	
Drain to Sink Capacitance	С	f = 1.0 MHz		-	12	-		
Total Gate Charge	Qg				-	-	8.3	
Gate-Source Charge	Q _{gs}	V _{GS} = 10 V	I _D = 5.6 A, V _{DS} = 80 V, see fig. 6 and 13 ^b	-	-	2.3	nC	
Gate-Drain Charge	Q _{gd}			-	-	3.8		
Turn-On Delay Time	t _{d(on)}				-	6.9	-	
Rise Time	t _r	V _{DD} =	50 V, I _D =	= 5.6 A	-	16	-	1
Turn-Off Delay Time	t _{d(off)}	$R_{\rm G} = 24 \ \Omega, R_{\rm D} = 8.4 \ \Omega, \text{ see fig. 10}^{\rm b}$		-	15	-	ns	
Fall Time	t _f		$n_{\rm G} = 24$ s2, $n_{\rm D} = 6.4$ s2, see lig. 10°		-	9.4	-	
Internal Drain Inductance	L _D	Between lead, 6 mm (0.25") from package and center of die contact		-	4.5	-	nH	
Internal Source Inductance	L _S			-	7.5	-	nH	
Drain-Source Body Diode Characteristic	s							
Continuous Source-Drain Diode Current	I _S	MOSFET symbol showing the integral reverse p - n junction diode		-	-	4.5	A	
Pulsed Diode Forward Currenta	I _{SM}			-	-	18	~	
Body Diode Voltage	V_{SD}	$T_J = 25 \ ^{\circ}C, \ I_S = 4.5 \ A, \ V_{GS} = 0 \ V^b$		-	-	2.5	V	
Body Diode Reverse Recovery Time	t _{rr}	- $T_J = 25 \text{ °C}, I_F = 5.6 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s}^b$		-	100	200	ns	
Body Diode Reverse Recovery Charge	Q _{rr}			-	0.44	0.88	μΟ	
Forward Turn-On Time	t _{on}	Intrinsic turn	-on time i	s negligible (turn	-on is dor	ninated b	$v L_s$ and l	Ln)

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).

b. Pulse width \leq 300 $\mu s;$ duty cycle \leq 2 %.



Vishay Siliconix

TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




Fig. 1 - Typical Output Characteristics, T_C = 25 °C





Fig. 2 - Typical Output Characteristics, $T_C = 175$ °C








Fig. 4 - Normalized On-Resistance vs. Temperature

IRFI510G, SiHFI510G

Vishay Siliconix










Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 7 - Typical Source-Drain Diode Forward Voltage






Fig. 8 - Maximum Safe Operating Area












Fig. 12a - Unclamped Inductive Test Circuit







IRFI510G, SiHFI510G

Vishay Siliconix












Fig. 13a - Basic Gate Charge Waveform








Vishay Siliconix





* $V_{GS} = 5 V$ for logic level devices

Fig. 14 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?90178.



Vishay

Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.